搜索资源列表
i2c_master_bit_ctrl
- I2C控制总线主机，按照字节写设计的verilog代码，由于选项中没有verilog这项，因此选择VHDL-I2C control bus master, according to the byte write verilog code design, because the option is not verilog this, so choose VHDL
i2c_master_byte_ctrl
- I2C控制总线按照word写，用verilog实现的主机写功能-I2C control bus according to the word write and write functions implemented by host verilog
FPGA_CODE
- MT9P031 FPGA代码，包含图像采集，I2C配置等-MT9P031 verilog code, image capture, I2C regestrer
i2c_src
- 自己写的i2c master程序，verilog实现，综合可用，配置好参数自动完成I2C数据传输。 -i2c master program by myself, verilog achieve,synthesis available, configured parameters automatically I2C data transfers.
my_i2c
- 基于FPGA的i2c通信，使用Verilog hdl实现，带有功能说明文档、ise工程、modelsim仿真工程-i2c communication based FPGA using Verilog hdl implementation, with the function documentation, ise project, modelsim simulation project
I2C_v
- 本源码为用verilog hdl 实现的i2c通信协议，亲测可用，希望能帮到大家-The source code for i2c communication protocol implemented by verilog hdl, pro-test available, we hope to help
I2C_Controller
- 这是个人设计的I2C总线的控制器。已封装好I2C总线的4种基本操作（写单字节，写多字节，读单字节和读读多字节）。在这个资源当中，包含自己写的设计文档和使用方式，以及Verilog源代码。此过程经过Xilinx开发板下载验证且没有问题。-This is the controller of the personal project I2C bus. I2C bus has a good package of four basic operations (to write a single byte,
apbi2c_latest.tar
- APB总线协议转I2C总线协议的接口IP，verilog代码实现，包含详细testbench-APB bus interface to I2C bus interface IP，verilog code
iic_com
- Verilog写的I2C通信程序，亲自测过可用-I2c source code based on Verilog
i2c_slave_fpga_verilog_code
- I2C的salve完整代码以及实现例子,使用verilog编写-The full implementation of I2C protocol by verilog
i2c_master
- 16-bit addr, 8 bit data 的 I2C master verilog 模块-16-bit addr, 8 bit data I2C master verilog
EEPROM
- EEPROM verilog仿真模块,用于测试I2C接口-EEPROM verilog simulation module
i2c_testbench
- i2c verilog rtl with testbench very good code and works perfectly with cadence ius and ncverilog
I2C_highway
- 利用硬件描述语言verilog 按I2C总线协议编写了代码，是一个完整的工程，芯片设计中可以参考-Using the Hardware Descr iption Language Verilog according to the I2C bus protocol to write the code, is a complete project, the chip design can refer to
apb_i2c
- Simple realization of I2C interface on System Verilog HDL with support of interrupt generation.
i2c_latest.tar
- I2C_Master_verilog_code
apbi2c-master
- apb转i2c verilog 实现(APB bus interface to I2C bus interface)